Question:
Which of the following statement is not correct about addressing modes ?
Which of the following statement is not correct about addressing modes ?
Show Hint
Relative addressing is the "secret sauce" for Branching. If you see a statement saying Relative Addressing isn't for Branching, it's almost certainly the false one.
Updated On: Jun 6, 2026
- Immediate addressing reduces memory access time
- Index addressing is used for accessing array elements
- Register indirect addressing allows accessing memory via a pointer
- Relative addressing cannot be used for branch instruction
Show Solution
Verified By Collegedunia
The Correct Option is D
Solution and Explanation
Addressing modes determine how the CPU calculates the effective address of an operand. Let's analyze each statement:
1. Immediate Addressing (Option 1):
In this mode, the operand is part of the instruction itself (e.g., ADD #5). Since the value is fetched along with the instruction, no separate memory access is needed for the data, which reduces total access time. This is correct.
2. Index Addressing (Option 2):
Effective address = Index Register + Base Address. This is the standard method for accessing arrays, where the base address is the start of the array and the index register represents the offset. This is correct.
3. Register Indirect Addressing (Option 3):
The instruction specifies a register that contains the actual memory address. This is essentially how pointers work in high-level languages like C. This is correct.
4. Relative Addressing (Option 4):
Effective address = Program Counter (PC) + Displacement. This mode is specifically designed and widely used for branch (jump) instructions because it allows the code to be "position-independent." Therefore, the claim that it cannot be used for branch instructions is incorrect.
Was this answer helpful?
0
0
Top CUET PG Data Science A.I Cyber Security and Computer Sci. Questions
- Choose the correct answer from the options given below:
(A). RAID 3 requires only a single redundant disk.
(B) In RAID 4 scheme, two different parity calculations are carried out and stored in separate blocks on different disks.
(C) RAID 5 distributes the parity strips across all disks.
(D) In RAID 2, the number of redundant disks are proportional to the log of the number of data disks. - In case of DMA, after the completion of the transfer, the processor is required to be notified of the completion. This is done through.
- In a two-level memory hierarchy, the access time of the cache memory is 12 nsec and the access time of the main memory is 1.5 msec. The hit ratio is 0.98. What is the average access time of the two-level memory system?
- Match List I with List II.
List I List II A. Supervisor mode I. Entered when the processor encounters a software interrupt instruction B. Abort Mode II. Entered in response to memory fault C. Fast Interrupt Mode III. Entered whenever the processor receives an interrupt signal from a designated fast interrupt source D. Interrupt Mode IV. Entered whenever the processor receives an interrupt signal from any other source - Deallocation of stack of thread and register contexts will take place.
View More Questions
Top CUET PG Computer Organization and Architecture Questions
- Choose the correct answer from the options given below:
(A). RAID 3 requires only a single redundant disk.
(B) In RAID 4 scheme, two different parity calculations are carried out and stored in separate blocks on different disks.
(C) RAID 5 distributes the parity strips across all disks.
(D) In RAID 2, the number of redundant disks are proportional to the log of the number of data disks. - In a two-level memory hierarchy, the access time of the cache memory is 12 nsec and the access time of the main memory is 1.5 msec. The hit ratio is 0.98. What is the average access time of the two-level memory system?
- A magnetic disk pack has the following specifications: 16 surfaces, 128 tracks per surface, 256 sectors per track, and 512 bytes per sector. Calculate the capacity of the disk pack.
- The sequence of events that happen during a typical fetch operation is:
(A) MAR
(B) IR
(C) MDR
(D) Memory
(E) PC
Choose the correct answer from the options given below: - In hardwired control, the control signals are generated :
View More Questions
Top CUET PG Questions
- Given below are two statements:
Statement I: For Plato the meaning of the word 'Justice' is basically a conception in the mind only.
Statement II: For Plato the meaning of the word 'Justice' is fixed, mind-independently
In the light of the above statements, choose the correct answer from the options given below: - What is the electron count of OS6CO182-?
- XeF4 hydrolysis gives A + B, HF, and Oxygen. Find A and B
- What is more basic in pyrol and pyridine?
- Hydrolysis of Al2C3, Be2?
View More Questions