Question:
If an IP network uses a subnet mask of 255.255.240.0, the maximum number of IP
addresses that can be assigned to network interfaces is __________. (answer in
integer)
If an IP network uses a subnet mask of 255.255.240.0, the maximum number of IP
addresses that can be assigned to network interfaces is __________. (answer in
integer)
Show Hint
Count the host bits from the subnet mask, compute 2 raised to that power for total addresses, then subtract 2 for the network and broadcast addresses.
Updated On: Aug 4, 2026
Show Solution
Verified By Collegedunia
Correct Answer: 4094
Solution and Explanation
Step 1: The subnet mask \(255.255.240.0\) in binary is \(11111111.11111111.11110000.00000000\), which has \(20\) network bits, so this is a \(/20\) network.
Step 2: The number of host bits is \(32 - 20 = 12\).
Step 3: The total number of addresses in this subnet is \(2^{12} = 4096\).
Step 4: Out of these, one address is reserved as the network address (all host bits 0) and one is reserved as the broadcast address (all host bits 1). These two addresses cannot be assigned to interfaces.
Step 5: The maximum number of usable IP addresses that can be assigned to network interfaces is \(4096 - 2 = 4094\).
Final Answer: \[\boxed{4094}\]
Step 2: The number of host bits is \(32 - 20 = 12\).
Step 3: The total number of addresses in this subnet is \(2^{12} = 4096\).
Step 4: Out of these, one address is reserved as the network address (all host bits 0) and one is reserved as the broadcast address (all host bits 1). These two addresses cannot be assigned to interfaces.
Step 5: The maximum number of usable IP addresses that can be assigned to network interfaces is \(4096 - 2 = 4094\).
Final Answer: \[\boxed{4094}\]
Was this answer helpful?
0
0
Top GATE CS Computer Science and IT Engineering Questions
- Suppose a program is running on a non-pipelined single processor computer system. The computer is connected to an external device that can interrupt the processor asynchronously. The processor needs to execute the interrupt service routine (ISR) to serve this interrupt. The following steps (not necessarily in order) are taken by the processor when the interrupt arrives:
(i) The processor saves the content of the program counter.
(ii) The program counter is loaded with the start address of the ISR.
(iii) The processor finishes the present instruction.
Which ONE of the following is the CORRECT sequence of steps? - Which ONE of the following statements is FALSE regarding the symbol table?
- Which ONE of the following techniques used in compiler code optimization uses live variable analysis?
- Consider a demand paging memory management system with 32-bit logical address, 20-bit physical address, and page size of 2048 bytes. Assuming that the memory is byte addressable, what is the maximum number of entries in the page table?
A schedule of three database transactions \(T_1\), \(T_2\), and \(T_3\) is shown. \(R_i(A)\) and \(W_i(A)\) denote read and write of data item A by transaction \(T_i\), \(i = 1, 2, 3\). The transaction \(T_1\) aborts at the end. Which other transaction(s) will be required to be rolled back?
View More Questions
Top GATE CS IPv4 Questions
Top GATE CS Questions
- Which of the following sequences when stored in an array at locations A[1],..., A[10] forms a max-heap?
- The Lucas sequence Ln is defined by the recurrence relation: Ln = Ln−1 + Ln−2, for n ≥ 3, with L1 = 1 and L2 = 3. Which one of the options given is TRUE?
- Which of the following fields of IP header is/are always modified by any router before it forwards to IP Packet ?
- Which one of the following CIDR profix exactly represent the range of IP addresses 10.12.2.0 to 10.12.3.255?
- Consider an ethernet segment whose transmission is \(10^8\) bits per second. Maximum segment length \(500\ m\), speed of the provocation media velocity is \(2 × 10^8\) meter per second. What is the minimum frame size in bits ?
View More Questions